

07-13-00

A

Please type a plus sign (+) inside this box → ☐

PTO/SB/05 (1/98)
 Approved for use through 09/30/2000. OMB 0651-0032
 Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
 Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 2915.3US (96-0149.2)

First Inventor or Application Identifier Pai-Hung Pan

Title TECHNIQUE FOR ELIMINATION OF PITTING ON SILICON SUBSTRATE DURING GATE STACK ETCH

Express Mail Label No. EL638948759US

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

1. ☒ * Fee Transmittal Form (e.g., PTO/SB/17)
(Submit an original, and a duplicate for fee processing)
2. ☒ Specification [Total Pages 14]
(preferred arrangement set forth below)
- Descriptive title of the Invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claim(s)
 - Abstract of the Disclosure
3. ☒ Drawing(s) (35 U.S.C. 113) [Total Sheets 14]
4. Oath or Declaration [Total Pages 2]
- a. ☐ Newly executed (original or copy)
 - b. ☒ Copy from a prior application (37 C.F.R. § 1.63(d))
(for continuation/divisional with Box 17 completed)
[Note Box 5 below]
 - i. ☐ DELETION OF INVENTOR(S)
Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).
5. ☒ Incorporation By Reference (useable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered to be part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

6. ☐ Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
- a. ☐ Computer Readable Copy
 - b. ☐ Paper Copy (identical to computer copy)
 - c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. ☐ Assignment Papers (cover sheet & document(s))
9. ☐ 37 C.F.R. §3.73(b) Statement ☐ Power of Attorney
(when there is an assignee)
10. ☐ English Translation Document (if applicable)
11. ☒ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
14. ☐ * Small Entity Statement(s) ☐ Statement filed in prior application, Status still proper and desired (PTO/SB/09-12)
15. ☐ Certified Copy of Priority Document(s)
(if foreign priority is claimed)
16. ☒ Other: Associate Power of Attorney

* A new statement is required to be entitled to pay small entity fees, except where one has been filed in a prior application and is being relied upon.

17. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☒ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: 09 / 073,494

Prior application information: Examiner H. Nguyen Group / Art Unit: 2812

18. CORRESPONDENCE ADDRESS

☐ Customer Number or Bar Code Label ☐ Correspondence address below
 (Insert Customer No. or Attach bar code label here)

Name	Joseph A. Walkowski		
	Trask Britt		
Address	P.O. Box 2550		
City	Salt Lake City	State	Utah
		Zip Code	84110
Country	U.S.A.	Telephone	(801) 532-1922
		Fax	(801) 531-9168

Name (Print/Type)	Devin R. Jensen	Registration No. (Attorney/Agent)	44,805
Signature	<i>Devin R. Jensen</i>	Date	07/12/2000

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

 09/614113
 07/12/00

NOTICE OF EXPRESS MAILING

Express Mail Mailing Label Number: EL638948759US

Date of Deposit with USPS: July 12, 2000

Person making Deposit: Amanda Trulson

APPLICATION FOR LETTERS PATENT

for

**TECHNIQUE FOR ELIMINATION OF PITTING ON
SILICON SUBSTRATE DURING GATE STACK ETCH**

Inventors:
Pai-Hung Pan
Louie Liu
Ravi Iyer

Attorneys:
Joseph A. Walkowski
Registration No. 28,765
Devin R. Jensen
Registration No. 44,805
TRASK BRITT
P.O. Box 2550
Salt Lake City, Utah 84110
(801) 532-1922

TECHNIQUE FOR ELIMINATION OF PITTING ON SILICON SUBSTRATE DURING GATE STACK ETCH

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of application Serial No. 09/073,494, filed May 6, 1998, pending, which is a divisional of application Serial No. 08/682,935, filed July 16, 1996, now U.S. Patent 6,087,254, issued July 11, 2000.

BACKGROUND OF THE INVENTION

Field of the Invention: The present invention relates to a method for forming a gate stack which minimizes or eliminates damage to the gate dielectric layer and/or the silicon substrate during gate stack formation. More particularly, the present invention relates to reducing temperature during the fabrication of the gate stack to eliminate the formation of silicon clusters within the metallic silicide film of the gate stack. The present invention also includes methods for dispersing silicon clusters prior to the gate etch step.

State of the Art: The operating speed of semiconductor devices in very large scale integration ("VLSI") and ultra large scale integration ("USLI") depends primarily on the resistivity of the conductive material (hereinafter "trace material") used to transmit signals from one circuit component to another circuit component. Additionally, in order to increase the circuit component density and/or reduce the complexity of the metal connections between the circuit components, a highly conductive trace material layer is required on the gate stack. Thus, the trace material must be a low-resistivity material.

Metallic silicides have recently become popular for use as low-resistivity trace material. Tungsten silicide ("WSi_x") has become a leading low-resistivity trace material. Various etching chemistries have been developed to pattern the WSi_x to form such conductors as the digitlines or wordlines used in memory devices (see commonly-owned U.S. Patent 5,492,597, hereby incorporated herein by reference). Other metallic silicides used in gate stacks include cobalt silicide ("CoSi_x"), molybdenum silicide ("MoSi_x"), and

titanium silicide ("TiSi_x"). These metallic silicides have lower resistivity and are easier to fabricate than other conductors used for this purpose. However, metallic silicides are prone to oxidization. Furthermore, the metal components of the metallic silicides react chemically when they contact other elements. These properties present several problems, including degradation of the semiconductor element and peeling of the metallic silicide film. To compensate for these problems, a polysilicon layer is usually disposed between a gate dielectric layer and the metallic silicide film, and a dielectric cap layer is usually disposed above the metallic silicide film to isolate the metallic silicide.

FIGS. 14-19 illustrate, in cross section, a conventional method of forming a gate stack having a metallic silicide film layer. FIG. 14 illustrates a gate dielectric layer 204 such as silicon dioxide (SiO₂) grown (by oxidation) or deposited (by any known industry standard technique, such chemical vapor deposition or the like) on a silicon substrate 202. A polysilicon layer 206 is formed on top of the gate dielectric layer 204, as shown in FIG. 15. The polysilicon layer 206 is then subjected to an ion implantation with gate impurities (not shown). As shown in FIG. 16, a metallic silicide film 208 is deposited on the polysilicon layer 206. The structure is then subjected to a heat treatment for about 30 minutes at a temperature between about 850° C. and 950° C. for activation of the impurities in the polysilicon layer 206 and to anneal the metallic silicide film 208. The heat treatment temperature level is dictated by the temperature required to anneal the metallic silicide film 208. The annealing of the metallic silicide film 208 is used to reduce its resistivity.

As shown in FIG. 17, a silicon dioxide cap 210 is then deposited on the metallic silicide film 208 at temperatures over 600° C. by chemical vapor deposition ("CVD"), low pressure chemical vapor deposition ("LPCVD"), or the like. A resist 212 is then formed and patterned on the silicon dioxide cap 210, as illustrated in FIG. 18. The layered structure is then etched and the resist 212 is stripped to form a gate stack 214, as illustrated in FIG. 19. However, this etching results in pitting on the gate dielectric layer 204. This pitting is illustrated in FIG. 20 wherein a plurality of pits 216 is distributed on the gate dielectric layer 204 between the gate stacks 214.

This pitting is also illustrated in FIG. 19. A pit in the dielectric layer 204 may be shallow, such as shallow pit 218. However, a deep pit, such as deep pit 220, can extend through the gate dielectric layer 204 and into the silicon substrate 202. The pitting into the silicon substrate 202 will cause junction leakage, refresh problems, and potential destruction of the component. At present, most gate dielectric layers are about 80 Å thick. However, as semiconductor devices continue to be miniaturized, these gate dielectric layers will become thinner. As the gate dielectric layers become thinner, it is more likely that pitting will penetrate through the gate dielectric layer to contact the silicon substrate and cause the aforementioned problems.

Therefore, it would be advantageous to develop a technique which minimizes or eliminates pitting on the gate dielectric layer caused by gate stack etching, while using state-of-the-art semiconductor device fabrication techniques employing known equipment, process steps, and materials.

BRIEF SUMMARY OF THE INVENTION

The present invention relates to the reduction of the temperature during the fabrication of the gate stack to eliminate the formation of silicon clusters within a metallic silicide film of the gate stack. The elimination of the formation of the silicon clusters minimizes or eliminates damage to the gate dielectric layer and/or silicon substrate during the gate stack formation. The present invention also includes methods for implanting the gate stack layers to disperse the silicon clusters (if they are present in the metallic silicide film) prior to the gate etch step.

One aspect of the method of the present invention begins by forming a gate dielectric layer on a silicon substrate. A polysilicon or amorphous silicon layer (hereinafter "polysilicon layer") is then formed on top of the gate dielectric layer. The polysilicon layer is subjected to an ion implantation with gate impurities and a non-annealed metallic silicide film is thereafter deposited atop the polysilicon layer. A dielectric cap layer is then deposited over the metallic silicide film at a sufficiently low temperature such that the metallic silicide does not anneal. A resist mask is placed over

the cap layer and the structure is etched down to the gate dielectric layer to form a gate stack.

5 Metallic silicides are generally represented by the formula " MSi_x " wherein: "M" is the metal component (i.e., cobalt "Co", molybdenum "Mo", titanium "Ti", tungsten "W", and the like), "Si" is silicon, and "x" is the number of silicon molecules per metal component molecule ("x" is usually between about 2 and 3). Metallic silicide films tend to peel when a low ratio of silicon to metal component is used for gate stack formation (e.g., when "x" is less than 2). In order to reduce the stress of metallic silicide film which causes peeling, a silicon rich metallic silicide film is used in gate stack formation. In particular with the use of WSi_x , an "x" of about 2.3 is preferred.

10 In prior art techniques, the metallic silicide is annealed to form a crystalline structured metallic silicide film 502, as illustrated in FIG. 23, between a polysilicon layer 504 (atop a gate dielectric layer 506, which is on a silicon substrate 508) and a silicon dioxide layer 510 (below a dielectric cap 512). However, when a silicon rich metallic silicide is used, the annealing step causes the silicon within the metallic silicide to form clusters 514 inside the crystalline structured metallic silicide film 502. These silicon clusters 514 can also form during the subsequent high temperature steps, even if the annealing step does not take place. In specific process terms, the step of forming a dielectric cap over the metallic silicide can exceed 600°C, particularly when deposition techniques such as LPCVD and sputtering are used. These high temperature steps can cause the formation of silicon clusters 514 within the crystalline structured metallic silicide film 502. This can be seen in FIG. 21 wherein a large plurality of pits 304 is formed in the surface of the gate dielectric layer 306 between a plurality of gate stacks 302 (high temperature cap formation only, no annealing step).

25 It has been found that the pitting on the gate dielectric layer during the full gate stack (cap/metallic silicide/polysilicon) etch is caused by the presence of the silicon clusters inside the metallic silicide film. The etch rate of these silicon clusters has been found to be about 1.2 times that of the metallic silicide film (in the case of tungsten silicide film) during the gate stack etch. Thus, the etch tunnels into the metallic silicide at

each silicon cluster. This tunneling is, in turn, translated into the surface of the gate dielectric layer, thereby forming the pits.

By preventing the growth and formation of the silicon clusters in the metallic silicide film, the problem of pitting on the silicon substrate during the gate stack etch can be eliminated. Although prior art techniques anneal the metallic silicide film to reduce its resistivity and consequentially forming the undesirable silicon clusters, it has been found that, for most purposes, the metallic silicide film has sufficiently low resistivity without annealing. Thus, one aspect of the method of the present invention eliminates annealing the metallic silicide film. Although the step of annealing the metallic silicide film also activates gate impurities, the activation of the gate impurities can be completed during subsequent heat cycles after the etching of the gate stack, such as during shallow junction formation.

In a preferred variation of the method, the dielectric cap is selectively deposited on an upper surface of the metallic silicide film at low temperatures. The dielectric cap material is preferably silicon nitride. The deposition of the silicon nitride layer is carried out at between about 400 and 600°C, which temperature does not anneal the metallic silicide film, and thus does not result in the growth and formation of silicon clusters in the metallic silicide film. It is, of course, understood that the cap can include silicon dioxide layers, or the like, so long as deposition is performed at temperatures below about 600°C. Forming the cap by selectively depositing silicon nitride by plasma-enhanced chemical vapor deposition ("PECVD") is also preferred, since only one surface of the substrate is covered by the dielectric material which eliminates the necessity of removing the cap material from the semiconductor substrate back surface, thus providing a process cost advantage.

FIG. 24 is a side cross-sectional view of a layered gate stack structure of the present invention prior to etching, depicting a silicon nitride cap 602, a silicon dioxide layer 604, a metallic silicide film 606, a polysilicon layer 608, a gate dielectric layer 610, and a silicon substrate 612. Since no high temperature cycle occurs during the layered gate stack structure formation, the metallic silicide film 606 does not form a crystalline

structure, nor does it contain silicon clusters. Thus, as illustrated in FIG. 22, the method of the present invention does not initiate damage or pitting on the gate dielectric layer 402 during the etching and formation of the gate stacks 404.

In situations where a high temperature heat cycle (cap deposition and/or annealing) is required, an ion implantation into the metallic silicide film can be performed to amorphize the metallic silicide film (i.e., disperse the silicon clusters back into the metallic silicide film) before masking and etching. The implantation ions can be silicon, tungsten, argon, or the like, or a dopant (phosphorous, arsenic, boron, and the like). The implantation can be performed before and/or after the cap deposition. The implantation energy is preferably between about 20 keV and 200 keV. The ion dose ranges from between about 1E^{13} and 1E^{16} . The implantation energy and dose depend on the metallic silicide film thickness, the metallic silicide composition (i.e., ratio of silicon to metal component), the anneal heat cycle temperature, and the implantation ion used. However, it is preferred that the peak of the implantation occur at about the middle of the metallic silicide film. Furthermore, it is preferred that the dopant ion (phosphorous, arsenic, boron, and the like) amorphize the metallic silicide film. For example, for a metallic silicide film which is about 1800\AA thick and annealed at about 850°C for about 30 minutes, a phosphorous implantation at about 75 keV and 1E^{15} is required to amorphize the metallic silicide.

It is, of course, understood that if a lower resistivity in the metallic silicide is required for a specific application, the gate stack can be subjected to a heat cycle after gate stack etching to anneal the metallic silicide in the gate stack. However, if the gate stack is annealed after formation, the anneal temperature must be increased by about 30°C . to 50°C . to achieve the same resistivity.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

While the specification concludes with claims particularly pointing out and distinctly claiming that which is regarded as the present invention, the advantages of this

invention can be more readily ascertained from the following description of the invention when read in conjunction with the accompanying drawings in which:

FIGS. 1-6 are side cross-sectional views of a gate stack formation method of the present invention;

FIGS. 7-13 are side cross-sectional views of an alternate gate stack formation method of the present invention;

FIGS. 14-19 are side cross-sectional views of a prior art gate stack formation method;

FIG. 20 is an oblique view of a gate stack and a pitted gate dielectric layer formed by a prior art method with annealing and high temperature cap formation;

FIG. 21 is an oblique view of a gate stack and a pitted gate dielectric layer formed by a prior art method with high temperature cap formation;

FIG. 22 is an oblique view of a gate stack and a gate dielectric layer formed by the present invention;

FIG. 23 is a side cross-sectional view of a prior art gate stack structure prior to etching; and

FIG. 24 is a side cross-sectional view of a gate stack structure of the present invention prior to etching.

DETAILED DESCRIPTION OF THE INVENTION

FIGS. 1-6 illustrate a method, in cross section, of forming a gate stack of the present invention. FIG. 1 illustrates a gate dielectric layer 104, such as silicon dioxide, formed on a silicon substrate 102. A polysilicon layer 106 is formed on top of the gate dielectric layer 104, as shown in FIG. 2. The polysilicon layer 106 is then subjected to an ion implantation with gate impurities (not shown). As shown in FIG. 3, a metallic silicide film 108 is deposited on the polysilicon layer 106. The metallic silicide film can be deposited by CVD (including LPCVD, APCVD, and PECVD), sputtering, or the like.

A cap 110, preferably including silicon nitride, is then deposited on the metallic silicide film 108, as shown in FIG. 4. The deposition of the silicon nitride layer is carried

out at between about 400° C. and 600° C., and preferably at about 500° C., by CVD (including LPCVD, APCVD, and PECVD), sputtering, spin-on techniques, or the like. In a preferred embodiment, the deposition of the silicon nitride is accomplished by plasma-enhanced chemical vapor deposition. It is, of course, understood that the cap 110 can include other dielectric material, such as silicon dioxide, as long as it deposited at temperatures below about 600° C.

A resist 112 is then formed and patterned on the cap 110, as illustrated in FIG. 5. The structure is then etched and the resist 112 stripped to form a gate stack 114, as shown in FIG. 6.

FIGS. 7-13 illustrate an alternate method, in cross section, of forming a gate stack of the present invention. The steps of the alternate method are similar to the method illustrated in FIGS. 1-6; therefore, components common to both FIGS. 1-6 and FIGS. 7-13 retain the same numeric designation. FIG. 7 illustrates a gate dielectric layer 104 grown or deposited on a silicon substrate 102. A polysilicon layer 106 is formed on top of the gate dielectric layer 104, as shown in FIG. 8. The polysilicon layer 106 is then subjected to an ion implantation with gate impurities (not shown). As shown in FIG. 9, a metallic silicide film 108 is deposited on the polysilicon layer 106. A cap 110 is then deposited on the metallic silicide film 108, as shown in FIG. 10. The structure 118 (FIG. 11) is subjected to a heat cycle either to anneal the metallic silicide film 108 prior to depositing the cap 110, to form the cap 110 with a high temperature process (i.e., over 600° C.), or both, such that silicon clusters 116 are formed in the metallic silicide film 108.

As shown in FIG. 11, the structure 118 is subjected to an implantation 120 which disperses the silicon clusters 116 back into the metallic silicide film 108. The implantation 120 can be ions of silicon, tungsten, argon, or the like, or a dopant (phosphorous, arsenic, boron, and the like). The implantation 120 can be performed before and/or after the cap deposition. A resist 112 is then formed and patterned on the cap 110, as illustrated in FIG. 12. The structure 118 is then etched and the resist 112 stripped to form a gate stack 114, as shown in FIG. 13.

* * * * *

5 Having thus described in detail preferred embodiments of the present invention, it
is to be understood that the invention defined by the appended claims is not to be limited
by particular details set forth in the above description, as many apparent variations thereof
are possible without departing from the spirit or scope thereof.

CLAIMS

What is claimed is:

1. A method of forming a metallic silicide film and dielectric cap during a gate stack formation wherein said gate stack formation includes a polysilicon layer, the method comprising:

forming a metallic silicide film in a non-annealed state over said polysilicon layer; and forming a dielectric cap on said metallic silicide film at a sufficiently low temperature that said metallic silicide film remains in said non-annealed state.

2. The method of claim 1, wherein said forming a metallic silicide film in said non-annealed state over said polysilicon layer is effected at a temperature below about 600° C.

3. A method of forming a gate stack, comprising:
forming a gate dielectric layer on a silicon substrate;
forming a polysilicon layer on top of the gate dielectric layer;
subjecting said polysilicon layer to an ion implantation of impurities;
depositing a metallic silicide film in a non-annealed state atop said polysilicon layer; and
depositing a dielectric cap layer over said metallic silicide film at a sufficiently low temperature such that the metallic silicide film remains in said non-annealed state.

4. The method of claim 3, wherein said depositing a dielectric cap layer over said metallic silicide film is effected at a temperature of between 400° C. and 600° C.

5. The method of claim 3, wherein said depositing a dielectric cap layer over said metallic silicide film is effected at a temperature of about 500° C.

6. The method of claim 3, wherein said depositing a dielectric cap layer over said metallic silicide film is effected at a temperature sufficiently low to maintain said metallic silicide film in said non-annealed state.

5 7. The method of claim 3, wherein said depositing a dielectric cap layer over said metallic silicide film is effected at a temperature sufficiently low to preclude formation of silicon clusters in said metallic silicide film.

10 8. The method of claim 3, further comprising forming said dielectric cap layer of silicon nitride.

9. The method of claim 3, further comprising forming said metallic silicide film as a cobalt silicide film.

15 10. The method of claim 3, further comprising forming said metallic silicide film as a molybdenum silicide film.

20 11. The method of claim 3, further comprising forming said metallic silicide film as a titanium silicide film.

12. The method of claim 3, further comprising forming said metallic silicide film as a tungsten silicide film.

25 13. The method of claim 3, further comprising forming said metallic silicide film as a silicon rich metallic silicide film.

14. The method of claim 3, further comprising forming said metallic silicide film with a non-crystalline structure.

15. The method of claim 3, wherein said depositing said dielectric cap layer over said metallic silicide film comprises selectively depositing silicon nitride by plasma-enhanced chemical vapor deposition.

5 16. The method of claim 3, wherein said depositing said dielectric cap layer is achieved using a deposition technique selected from the group consisting of chemical vapor deposition, sputtering, and spin-on techniques.

10 17. A method for forming a gate stack, comprising:
providing a semiconductor substrate with a dielectric layer on an active surface of said semiconductor substrate, wherein a polysilicon layer is disposed over said dielectric layer;
forming a metallic silicide film in a non-annealed state over said polysilicon layer;
forming a dielectric cap on said metallic silicide film at a sufficiently low temperature
15 that said metallic silicide film remains in said non-annealed state;
forming and patterning a resist layer on said dielectric cap;
etching said dielectric cap, said metallic silicide film, and said polysilicon layer; and
stripping said resist layer.

20 18. The method of claim 17, wherein forming said dielectric cap is effected at a temperature below about 600° C.

ABSTRACT OF THE DISCLOSURE

A method for forming a gate stack which minimizes or eliminates damage to the gate dielectric layer and/or silicon substrate during the gate stack formation by the reduction of the temperature during formation. The temperature reduction prevents the formation of silicon clusters within the metallic silicide film in the gate stack which has been found to cause damage during the gate etch step. The present invention also includes methods for dispersing silicon clusters prior to the gate etch step.

10

N:\2269\2915.3\cont.pat.app.wpd 7/12/00




Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14
(PRIOR ART)




Fig. 15
(PRIOR ART)




Fig. 16
(PRIOR ART)




Fig. 17
(PRIOR ART)




Fig. 18
(PRIOR ART)




Fig. 19
(PRIOR ART)




Fig. 20




Fig. 21

1) 1990-1991 2) 1991-1992 3) 1992-1993 4) 1993-1994 5) 1994-1995 6) 1995-1996 7) 1996-1997 8) 1997-1998 9) 1998-1999 10) 1999-2000 11) 2000-2001 12) 2001-2002 13) 2002-2003 14) 2003-2004 15) 2004-2005 16) 2005-2006 17) 2006-2007 18) 2007-2008 19) 2008-2009 20) 2009-2010 21) 2010-2011 22) 2011-2012 23) 2012-2013 24) 2013-2014 25) 2014-2015 26) 2015-2016 27) 2016-2017 28) 2017-2018 29) 2018-2019 30) 2019-2020 31) 2020-2021 32) 2021-2022 33) 2022-2023 34) 2023-2024 35) 2024-2025 36) 2025-2026 37) 2026-2027 38) 2027-2028 39) 2028-2029 40) 2029-2030 41) 2030-2031 42) 2031-2032 43) 2032-2033 44) 2033-2034 45) 2034-2035 46) 2035-2036 47) 2036-2037 48) 2037-2038 49) 2038-2039 50) 2039-2040 51) 2040-2041 52) 2041-2042 53) 2042-2043 54) 2043-2044 55) 2044-2045 56) 2045-2046 57) 2046-2047 58) 2047-2048 59) 2048-2049 60) 2049-2050 61) 2050-2051 62) 2051-2052 63) 2052-2053 64) 2053-2054 65) 2054-2055 66) 2055-2056 67) 2056-2057 68) 2057-2058 69) 2058-2059 70) 2059-2060 71) 2060-2061 72) 2061-2062 73) 2062-2063 74) 2063-2064 75) 2064-2065 76) 2065-2066 77) 2066-2067 78) 2067-2068 79) 2068-2069 80) 2069-2070 81) 2070-2071 82) 2071-2072 83) 2072-2073 84) 2073-2074 85) 2074-2075 86) 2075-2076 87) 2076-2077 88) 2077-2078 89) 2078-2079 90) 2079-2080 91) 2080-2081 92) 2081-2082 93) 2082-2083 94) 2083-2084 95) 2084-2085 96) 2085-2086 97) 2086-2087 98) 2087-2088 99) 2088-2089 100) 2089-2090 101) 2090-2091 102) 2091-2092 103) 2092-2093 104) 2093-2094 105) 2094-2095 106) 2095-2096 107) 2096-2097 108) 2097-2098 109) 2098-2099 110) 2099-2100 111) 2100-2101 112) 2101-2102 113) 2102-2103 114) 2103-2104 115) 2104-2105 116) 2105-2106 117) 2106-2107 118) 2107-2108 119) 2108-2109 120) 2109-2110 121) 2110-2111 122) 2111-2112 123) 2112-2113 124) 2113-2114 125) 2114-2115 126) 2115-2116 127) 2116-2117 128) 2117-2118 129) 2118-2119 130) 2119-2120 131) 2120-2121 132) 2121-2122 133) 2122-2123 134) 2123-2124 135) 2124-2125 136) 2125-2126 137) 2126-2127 138) 2127-2128 139) 2128-2129 140) 2129-2130 141) 2130-2131 142) 2131-2132 143) 2132-2133 144) 2133-2134 145) 2134-2135 146) 2135-2136 147) 2136-2137 148) 2137-2138 149) 2138-2139 150) 2139-2140 151) 2140-2141 152) 2141-2142 153) 2142-2143 154) 2143-2144 155) 2144-2145 156) 2145-2146 157) 2146-2147 158) 2147-2148 159) 2148-2149 160) 2149-2150 161) 2150-2151 162) 2151-2152 163) 2152-2153 164) 2153-2154 165) 2154-2155 166) 2155-2156 167) 2156-2157 168) 2157-2158 169) 2158-2159 170) 2159-2160 171) 2160-2161 172) 2161-2162 173) 2162-2163 174) 2163-2164 175) 2164-2165 176) 2165-2166 177) 2166-2167 178) 2167-2168 179) 2168-2169 180) 2169-2170 181) 2170-2171 182) 2171-2172 183) 2172-2173 184) 2173-2174 185) 2174-2175 186) 2175-2176 187) 2176-2177 188) 2177-2178 189) 2178-2179 190) 2179-2180 191) 2180-2181 192) 2181-2182 193) 2182-2183 194) 2183-2184 195) 2184-2185 196) 2185-2186 197) 2186-2187 198) 2187-2188 199) 2188-2189 200) 2189-2190 201) 2190-2191 202) 2191-2192 203) 2192-2193 204) 2193-2194 205) 2194-2195 206) 2195-2196 207) 2196-2197 208) 2197-2198 209) 2198-2199 210) 2199-2200 211) 2200-2201 212) 2201-2202 213) 2202-2203 214) 2203-2204 215) 2204-2205 216) 2205-2206 217) 2206-2207 218) 2207-2208 219) 2208-2209 220) 2209-2210 221)	
--	--




Fig. 22

514

512

510

502

514

514

504

506

508

Fig. 23




Fig. 24

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

PATENT

In re Application of:

Pan et al.

Serial No.: 08/682,935

Filed: July 16, 1996

For: TECHNIQUE FOR ELIMINATION
OF PITTING ON SILICON SUBSTRATE
DURING GATE STACK ETCH

Examiner: H. Nguyen


Group Art Unit: 2812

Attorney Docket No.: 2915.2US
(96-0149)

CERTIFICATE OF MAILING

I hereby certify that this paper or fee along with any attachments referred to or identified as being attached or enclosed is being deposited with the United States Postal Service as First Class Mail (under 37 C.F.R. § 1.8(a)) on the date of deposit shown below with sufficient postage and in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

September 24, 1999
Date of Deposit


Signature of registered practitioner or other person having reasonable basis to expect mailing to occur on date of deposit shown pursuant to 37 C.F.R. § 1.8(a)(1)(ii)

Devin R. Jensen
Typed/printed name of person whose signature is contained above

ASSOCIATE POWER OF ATTORNEY
(37 C.F.R. § 1.34(b))


Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

In accordance with 37 C.F.R. § 1.34(b), please recognize the following individual as an associate agent/attorney herein in connection with the above-identified patent application:

Devin R. Jensen, Reg. No. P-44,805

Respectfully submitted,



Joseph A. Walkowski
Reg. No. 28,765
Attorneys for Applicants
TRASK, BRITT & ROSSA
P.O. Box 2550
Salt Lake City, Utah 84110
Telephone: (801) 532-1922

Date: September 24, 1999

003441-073000

As an inventor named below or on any attached continuation page, I hereby declare that:

My residence, post office address and citizenship are as stated next to my name.

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled **TECHNIQUE FOR ELIMINATION OF PITTING ON SILICON SUBSTRATE DURING GATE STACK ETCH**, the specification of which (check one):

- ☐ is attached hereto.
☒ was filed on 07/16/96 as United States application serial no. 08/682,935 and was amended on _____
☐ was filed on _____ as PCT international application no. _____ and was amended under PCT Article 19 on _____.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the U.S. Patent and Trademark Office all information known to me to be material to the patentability of the subject matter claimed in this application, as "materiality" is defined in Title 37, Code of Federal Regulations § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 (a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate or § 365(a) of any PCT international application(s) designating at least one country other than the United States of America listed below and on any attached continuation page and have also identified below and on any attached continuation page any foreign application for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America having a filing date before that of the application(s) on which priority is claimed.

Prior foreign/PCT application(s):

			Priority Claimed	
(number)	(country)	(day/month/year filed)	Yes	No
_____	_____	_____	_____	_____
(number)	(country)	(day/month/year filed)	Yes	No
_____	_____	_____	_____	_____

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) or § 365(c) of PCT international application(s) designating the United States of America listed below and on any attached continuation page and, insofar as the subject matter of each of the claims of this application is not disclosed in any such prior application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose to the U.S. Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations § 1.56 which became available between the filing date of such prior application and the national or PCT international filing date of this application:

(application serial no.)	(filing date)	(status - pending, patented or abandoned)
_____	_____	_____
(application serial no.)	(filing date)	(status - pending, patented or abandoned)
_____	_____	_____

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below:

(provisional application no.)	(filing date)
_____	_____
(provisional application no.)	(filing date)
_____	_____
(provisional application no.)	(filing date)
_____	_____

I hereby appoint the following Registered Practitioners to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

David V. Trask, Reg. No. 22,012
 Laurence B. Bond, Reg. No. 30,549
 Allen C. Turner, Reg. No. 33,041
 Robert G. Winkle, Reg. No. 37,474
 W. Bryan Farney, Reg. No. 32,651

William S. Britt, Reg. No. 20,969
 Joseph A. Walkowski, Reg. No. 28,765
 Alan K. Aldous, Reg. No. 31,905
 Patrick McBride, Reg. No. 39,295
 Michael L. Lynch, Reg. No. 30,871

Thomas J. Rossa, Reg. No. 26,799
 James R. Duzan, Reg. No. 28,393
 Julie K. Morriss, Reg. No. 33,263
 Edgar R. Cataxinos, Reg. No. 39,931
 Lia M. Pappas, Reg. No. 34,095

Address all correspondence to:

Joseph A. Walkowski, telephone no. (801) 532-1922.
TRASK, BRITT & ROSSA
 P.O. BOX 2550
 Salt Lake City, Utah 84110

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of first joint inventor: Pai-Hung Pan

Inventor's signature: Pai-Hung Pan

Residence: Boise, Idaho

Citizenship: U.S.A.

Post Office Address: 2773 East Migratory Drive, Boise, Idaho 83706

Date


10-07-96


DECLARATION FOR PATENT APPLICATION
(continuation page)

Invention title: TECHNIQUE FOR ELIMINATION OF PITTING ON SILICON SUBSTRATE DURING GATE STACK ETCH

Inventor name(s) appearing on first declaration page: Pai-Hung Pan

☒ Additional original, first and joint inventor(s):

Full name of second joint inventor: Louie Liu
Inventor's signature  Date 10-01-96
Residence: Meridian, Idaho
Citizenship: Taiwan
Post Office Address: 1412 N. Sandlin Avenue, Meridian, Idaho 83642

Full name of third joint inventor: Ravi Iyer
Inventor's signature  Date 10/02/96
Residence: Boise, Idaho
Citizenship: India
Post Office Address: 5600 S. Fuchsia, Boise, Idaho 83705

DECLARATION